What is Claimed is:

1 1. In a target processor, an apparatus for
2 controlling the response to an event, the apparatus
3 comprising:

4 a central processing unit;

first signal paths from selected apparatus in the central processing unit, the selected apparatus receiving predetermined event signals;

8 second signal paths from target processor mode 9 identifying the mode of operation a central of the of 10 operation signals

a unit coupled to the first and second signal paths, the unit providing a response to event signals the signals on the second signal paths.

14

15 2. The apparatus as recited in claim 1 wherein the 16 unit receives control signals from a user.

17

3. The apparatus as recited in claim 1 wherein the response to an event signal detected during a first mode of instruction code execution is delayed until a second mode of instruction code execution.

22

4. The apparatus as recited in claim 3 wherein the first mode of instruction code execution a background mode of instruction and a second mode of instruction

1 execution was a foreground or program mode of instruction 2 execution.

3

5. The apparatus as recited in claim 1 wherein the unit is a trigger unit and wherein the response to an event signal is the generation of a trigger signal.

7

8 6. The apparatus as recited in claim 5 further 9 comprising trace stream generation apparatus, wherein the 10 trigger unit generates a sync signal in response to a 11 trigger signal.

12

7. The method of responding to an event detected in a target processor, the method comprising:

providing an immediate response to an event detected during a first mode of instruction execution; and

providing a delayed response to an event detected during a second mode of instruction execution, the response to the event delayed until the target processor enters a second mode of instruction execution.

21

22 8. The method as recited in claim 7 wherein the 23 first mode of instruction execution is a background or 24 program code execution mode and the second mode of 25 instruction execution is a foreground ground or interrupt 26 service routine program code execution mode.

27

1 9. The method as recited in claim 8 further
2 comprising:

in response to first control signals, providing an immediate response to an event during the first and the second mode of code execution.

6

7 10. The method as recited in claim 7 wherein the 8 immediate and the delayed response is the generation of a 9 trigger signal.

10

15

16

17

18

19

11. A test and debug system in a target processor, 12 the system comprising:

a central processing unit, the central processing unit
generating event signals and mode of operation signals; and

a logic unit responsive to the event signals and to the mode of operation signals, the logic unit providing an immediate response to an event signal in a first mode of operation, the logic unit providing a response to an event signal during second mode of operation in the first mode of

20 operation.

21

12. The system as recited in claim 11 wherein the first mode of operation is a background or program mode of instruction execution and the second mode of operation is a background or interrupt service routine mode of instruction execution.

27

1 13. The system as recited in claim 11 wherein the 2 response is a generation of trigger signal.

3

14. The system as recited in claim 11 wherein, in response to first control signals, the response of the logic unit to an event is generated immediately in both the first and the second mode of operation.

8

9 15. The system as recited in claim 14 further 10 comprising trace stream generating apparatus, the response 11 of the logic unit is the generation of a trigger signal, 12 the trigger signal resulting in a sync marker in the trace 13 stream.

14

15

16